Article View: comp.sys.intel
Article #1870Async interrupt frequency
From: Chris Sylvain
Date: Mon, 20 Feb 1989 16:51
Date: Mon, 20 Feb 1989 16:51
18 lines
945 bytes
945 bytes
[] I recently asked the folks over in comp.sys.ibm.pc the following question, but replies seem not to be forthcoming. Perhaps you folks could be of assistance? I would like to know the expected frequency of interrupts from the AT-type async I/O chip (16450?) and from the XT-type chip (8250B?) when attempting to perform 9600 baud serial I/O .. [ The XT-type has only a shift register and a holding register, correct? The AT-type has a buffer, too ? ] -- --==---==---==-- .. Come to my arms, my beamish boy! .. ARPA: cgs@umd5.UMD.EDU BITNET: cgs%umd5@umd2 UUCP: ..!uunet!umd5.umd.edu!cgs
Technical Details
Message-ID:
<4551@umd5.umd.edu>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!mailrus!ames!haven!umd5!cgsShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!mailrus!ames!haven!umd5!cgs From: cgs@umd5.umd.edu (Chris Sylvain) Newsgroups: comp.sys.intel Subject: Async interrupt frequency Keywords: AT, XT Message-ID: <4551@umd5.umd.edu> Date: 20 Feb 89 16:51:21 GMT Organization: University of Maryland, College Park Lines: 18