🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: comp.sys.intel
Article #567

Re: Future of i860 line

#567
From: Kirk Hays
Date: Wed, 02 Sep 1992 17:13
30 lines
2199 bytes
In article <1992Sep2.163031.15523@col.hp.com>, friedman@col.hp.com (John Friedman) writes:
|> mneideng@thidwick.acs.calpoly.edu (Mark Neidengard) writes:
|> > Wait up.  You speak as if the i860 is not superscalar; it sure as heck IS!
|> > 
|> > It has MULTIPLE pipelines, which can be used concurrently.  That's the
|> > textbook definition of superscalar microprocessing.
|> 
|> Actually, superscalar means that the processor can START executing
|> instructions concurrently, in the same clock cycle, that is.  The 860's
|> cannot do this, but they can be processing multiple instructions at the same
|> time that started at different times.

In that case, the i860 does meet the definition of superscalar, as an integer
core instruction and a FPU instruction can be started in the same cycle using DIM
(Dual Instruction Mode).  Also, a single FPU instruction can use both the
multiply and add pipelines.  Thus, in the limit, it is possible to have both
floating point pipelines and the integer core all working due to instructions
that were started in the same cycle.

I agree the i860 is not superscalar, so your definition must be flawed.  I
suspect a better definition might include some words about the processor
selecting which instructions to execute simultaneously.  The i860 doesn't do
that, but some members of the i960 family do.

[I'm not an Intel officer, so I don't speak for Intel.]
-- 
Kirk Hays - NRA Life.
Start your day with a little civil disobedience.  Call BATF at 1-800-ATF-GUNS or
1-800-RUN-GUNS, tell them what you think of gun grabbers and government employees
that encourage people to narc on their neighbors.  Good for the soul.
Technical Details
Message-ID: <1992Sep2.171335.11219@SSD.intel.com>
Path: arc1-ca.pugleaf.net!sparky!uunet!gatech!destroyer!sol.ctr.columbia.edu!eff!iWarp.intel.com|ssd.intel.com!ssd.intel.com!hays
References: <1992Aug29.002928.166786@zeus.calpoly.edu> <1992Sep2.163031.15523@col.hp.com>

Show Full Headers
Complete Article Headers
Newsgroups: comp.sys.intel
Path: arc1-ca.pugleaf.net!sparky!uunet!gatech!destroyer!sol.ctr.columbia.edu!eff!iWarp.intel.com|ssd.intel.com!ssd.intel.com!hays
From: hays@ssd.intel.com (Kirk Hays)
Subject: Re: Future of i860 line
Message-ID: <1992Sep2.171335.11219@SSD.intel.com>
Sender: usenet@SSD.intel.com
Nntp-Posting-Host: boston
Organization: Intel Supercomputer Systems Division
References: <1992Aug29.002928.166786@zeus.calpoly.edu> <1992Sep2.163031.15523@col.hp.com>
Date: Wed, 2 Sep 1992 17:13:35 GMT
Lines: 30