Article View: comp.sys.mac
Article #35875MACPLUS hardware question (repost)?
From: Andrew Betzis
Date: Wed, 28 Dec 1988 00:58
Date: Wed, 28 Dec 1988 00:58
14 lines
1046 bytes
1046 bytes
?? Has anyone had experience in interfacing to the MacPlus via the 68K?
The problem I have is trying to have data ready by the time DTACK/ is
sampled in a normal MacPLus BUS cycle. Is there any way (without modifying
the CPU board) to delay DTACK/ so that a data transfer would take two normal
BUS cycles? Another way would be through VPA, VMA but is would take at least
three normal BUS cycles.
thanks & :-)
Andrew Betzis.
ACSnet: betz@runx.ips.oz JANET: runx.ips.oz!betz@ukc
ARPA: betz%runx.ips.oz@seismo.css.gov CSNET: betz@runx.ips.oz
UUCP: {enea,hplabs,mcvax,prlb2,seismo,ubc-vision,ukc}!munnari!runx.ips.oz!betz
Technical Details
Message-ID:
<1915@runx.ips.oz>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!watmath!clyde!att!osu-cis!tut.cis.ohio-state.edu!bloom-beacon!think!ames!amdcad!sun!pitstop!sundc!seismo!uunet!munnari!otc!metro!ipso!runx!betzShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!watmath!clyde!att!osu-cis!tut.cis.ohio-state.edu!bloom-beacon!think!ames!amdcad!sun!pitstop!sundc!seismo!uunet!munnari!otc!metro!ipso!runx!betz From: betz@runx.ips.oz (Andrew Betzis) Newsgroups: comp.sys.mac Subject: MACPLUS hardware question (repost)? Message-ID: <1915@runx.ips.oz> Date: 28 Dec 88 00:58:28 GMT Organization: RUNX Un*x Timeshare. Sydney, Australia. Lines: 13