🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: comp.sys.next.misc
Article #4320

Re: 100 Mips Intel NeXT -- R4400 and R4000

#4320
From: Peer Landa
Date: Sun, 13 Dec 1992 23:50
86 lines
5766 bytes
Nate Sammons writes:
> All this talk about the R4000....  what about the R4400?? 
> I heard on another newsgroup (I know not where) that the 
> R4400 was plug-compatible with the R4000 and offered a 
> significant performance boost (at what cost, I don't know).. 
> but it's at least something to drool about for awhile 
> here in never-never land!


Here is the press release:

 MIPS TECHNOLOGIES ANNOUNCES R4400 64-BIT MICROPROCESSOR  
 World's First PC Processor Rated at Over 100 SPECmarks  

MOUNTAIN VIEW, California (November 2, 1992) -- MIPS Technologies, Inc. today  
announced the 150 MHz MIPS( R4400* 64-bit microprocessor, the world's first  
processor over 100 SPECmarks designed for PCs, as well as workstations, servers  
and embedded control applications.  The R4400 uniquely blends leading-edge CPU  
performance with the critical ability to build affordable desktop systems.  The  
new MIPS RISC processor is the only front-running RISC processor supplied by  
multiple commercial sources.  

"The MIPS R4400 will allow system manufacturers to deliver stunning RISC  
performance at PC prices," said Robert C. Miller, president and CEO of MIPS  
Technologies.  "Desktop applications increasingly demand this kind of power to  
run state-of-the-art operating systems, such as Microsoft Windows NT and UNIX.   
The R4400 processor delivers proven performance today for users who require  
affordable power for their computing needs."  The R4400 allows  
high-performance, low-cost system designs optimized for the personal computer  
market place, and is expected to substantially exceed the performance of the PC  
industry's next-generation CISC microprocessor.   

"This is a significant event for the Windows NT marketplace," said Paul Maritz,  
Senior Vice President at Microsoft Corp. "Our support of the MIPS RISC  
architecture is an important element of Microsoft's Windows NT strategy. This  
announcement shows that MIPS Technologies continues to deliver the level of  
performance necessary for next generation applications."  

The R4400 chip combines strong performance in both integer and floating-point  
calculations with flexible cache memory configurations, making it competitive  
across a wide range of real applications, both commercial and technical.   
Simulation of an R4400 delivers 95 SPECint89 (integer performance), 126  
SPECfp89 (floating-point performance) and 113 SPECmarks overall.  

The R4400 microprocessor is a pin-compatible upgrade to the MIPS R4000* and is  
available in three versions: the R4400PC, the R4400SC and the R4400MC. All  
three versions contain 32 kilobytes of on-chip primary cache, and include  
design enhancements for graphics applications. The R4400PC, in the lower cost  
179-pin PGA (pin grid array) package, is targeted at affordable desktop  
computers and embedded control applications.  For highest performance, up to 4  
megabytes of external secondary cache can be directly connected to the R4400SC.   
Such large caches accelerate real-world applications used in the most demanding  
technical and commercial environments.  The R4400MC contains additional  
features to enable a range of multiprocessor configurations used in  
high-performance compute and network servers.  The R4400 processor operates  
internally at twice the clock speed of the external input clock, and is  
available in clock speeds of 75 MHz external/150 MHz internal, 67/134 MHz and  
50/100 MHz, in both 3.3V and 5V operating voltages.  

The R4400 is the latest addition to the MIPS Technologies line of compatible  
RISC microprocessors.  Its predecessors, the MIPS R2000*, R3000(, R6000* and  
R4000, have been shipped in more than 300,000 embedded, desktop, deskside and  
server products.  Since its introduction in October 1991, the R4000 processor  
family has delivered leading applications performance, ranking as the highest  
performance single-chip microprocessor for desktop systems.  The  
industry-leading processing capacity of MIPS RISC processors enables  
next-generation applications by removing the need for costly additional  
hardware to support features such as graphics processing, and audio and video  
capabilities.  By using the power of RISC processors, even entry-level personal  
computers can support the emerging generation of digital media applications.  

MIPS Technologies, Inc. designs and supplies the world's most advanced RISC  
processor technology.  The company tests, certifies and licenses its processor  
technology, supplying components to the embedded control and computer system  
markets.  MIPS RISC architecture components are available from Integrated  
Device Technology, Inc., LSI Logic Corp., NEC Electronics Inc., Performance  
Semiconductor Corp., Siemens Components, Inc. and Toshiba Corporation. MIPS  
Technologies, Inc. is a wholly owned subsidiary of Silicon Graphics, Inc., and  
is headquartered in Mountain View, California. - - end-  
MIPS, the MIPS Technologies logo and R3000 are registered trademarks, and MIPS  
R2000, R3000, R4000, R4400 and R6000 are trademarks, of MIPS Technologies, Inc.   
UNIX is a registered trademark of UNIX System Laboratories, Inc.  Windows NT is  
a trademark of Microsoft Corp. 

 
Technical Details
Message-ID: <1992Dec13.235018.23016@leland.Stanford.EDU>
Path: arc1-ca.pugleaf.net!sparky!uunet!stanford.edu!leland.Stanford.EDU!news
References: <Dec12.165257.24285@yuma.ACNS.ColoState.EDU>

Show Full Headers
Complete Article Headers
Newsgroups: comp.sys.next.misc
Path: arc1-ca.pugleaf.net!sparky!uunet!stanford.edu!leland.Stanford.EDU!news
From: peer@ccrma.stanford.edu (Peer Landa)
Subject: Re: 100 Mips Intel NeXT -- R4400 and R4000  
Message-ID: <1992Dec13.235018.23016@leland.Stanford.EDU>
Sender: news@leland.Stanford.EDU (Mr News)
Organization: DSO, Stanford University
References: <Dec12.165257.24285@yuma.ACNS.ColoState.EDU>
Date: Sun, 13 Dec 92 23:50:18 GMT
Lines: 87