Article View: comp.sys.sequent
Article #201General Sequent Information
From: Dave Hudak
Date: Sat, 17 Mar 1990 13:43
Date: Sat, 17 Mar 1990 13:43
22 lines
1115 bytes
1115 bytes
I have a few questions about the Sequent Symmetry: What is the latest microprocessor used in the Symmetry? What's the clock rate? What configurations do they come in - more specifically, what is the largest number of processors they support? What cache coherence scheme is used? (If possible, be more specific than "snooping caches") Where is a good place to read about technical announcements for companies like Sequent? Feel free to email me, and I'll post if there's sufficient interest. -- David Hudak hudak@dip.eecs.umich.edu The Advanced Computer Architecture Lab The University Of Michigan Ann Arbor, Mi
Technical Details
Message-ID:
<1691@zipeecs.umich.edu>Path:
arc1-ca.pugleaf.net!utzoo!attcan!uunet!mailrus!cs.utexas.edu!usc!samsung!umich!umeecs!dip.eecs.umich.edu!hudakReferences:
<7059@hydra.gatech.EDU> <1990Mar15.053330.329@math-cs.kent.edu>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!attcan!uunet!mailrus!cs.utexas.edu!usc!samsung!umich!umeecs!dip.eecs.umich.edu!hudak From: hudak@dip.eecs.umich.edu (Dave Hudak) Newsgroups: comp.sys.sequent Subject: General Sequent Information Message-ID: <1691@zipeecs.umich.edu> Date: 17 Mar 90 13:43:55 GMT References: <7059@hydra.gatech.EDU> <1990Mar15.053330.329@math-cs.kent.edu> Sender: news@zip.eecs.umich.edu Organization: University of Michigan EECS Dept., Ann Arbor, MI Lines: 22