Article View: comp.sys.sequent
Article #74hard checking
From: Didier Badouel
Date: Wed, 05 Jul 1989 16:12
Date: Wed, 05 Jul 1989 16:12
14 lines
937 bytes
937 bytes
Does anyone know if it's possible and how to check the CPU caches of the Sequent Balance ? I will appreciate any information to measure several statistics like the ratio of cache default, number of bus access conflicts ... etc. Thanks, Didier Badouel ________________________________________________________________ Didier BADOUEL badouel@irisa.fr INRIA / IRISA Phone : +33 99 36 20 00 Campus Universitaire de Beaulieu Fax : 99 38 38 32 35042 RENNES CEDEX - FRANCE Telex : UNIRISA 950 473F ________________________________________________________________
Technical Details
Message-ID:
<1354@irisa.irisa.fr>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!rutgers!cs.utexas.edu!uunet!mcvax!inria!irisa!badouelShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!rutgers!cs.utexas.edu!uunet!mcvax!inria!irisa!badouel From: badouel@irisa.irisa.fr (Didier Badouel) Newsgroups: comp.sys.sequent Subject: hard checking Keywords: Sequent, CPU cache Message-ID: <1354@irisa.irisa.fr> Date: 5 Jul 89 16:12:18 GMT Organization: IRISA, Rennes (Fr) Lines: 14