Article View: comp.sys.tahoe
Article #114Versabus to CPU backplane
From: Keith Muller
Date: Thu, 27 Oct 1988 01:05
Date: Thu, 27 Oct 1988 01:05
9 lines
733 bytes
733 bytes
Does anyone know how the versabus adaptor maps Versabus IRQ's and BR's to cpu Interrupt processor levels? I have gone through the versabus boards and the boards versabus IRQ's and BR's do not map cleanly to cpu IPL's (I need to figure out what spl level to use to block out a device given its IRQ and BR). Keith Muller University of California, San Diego muller@ucsd.edu
Technical Details
Message-ID:
<1092@sdcc7.ucsd.EDU>Path:
arc1-ca.pugleaf.net!utzoo!attcan!uunet!ncrlnk!ncrcae!ece-csc!mcnc!rutgers!ucsd!sdcc6!sdcc7!mullerShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!attcan!uunet!ncrlnk!ncrcae!ece-csc!mcnc!rutgers!ucsd!sdcc6!sdcc7!muller From: muller@sdcc7.ucsd.EDU (Keith Muller) Newsgroups: comp.sys.tahoe Subject: Versabus to CPU backplane Keywords: Versabus Adaptor Message-ID: <1092@sdcc7.ucsd.EDU> Date: 27 Oct 88 01:05:52 GMT Organization: University of California, San Diego Lines: 9