Error pin

Article View: comp.sys.transputer

Article #2150

Back to comp.sys.transputer Previous Next

#2150

From: EDMONDS
Date: Mon, 25 Jul 1988 14:05

20 lines
1097 bytes

In response to the question:

>Our impression is that the error pin on a transputer stays set even after
>the processor has been reset, and does not clear until code is loaded -
>is this really the way it works??

The error pin is directly connected to the processor's error flag. If it
is high then an error, e.g. arithmetic overflow, divide by zero, array bounds 
violation or software setting of the flag has been detected. Once set, the 
flag can only be cleared by the "testerr" instruction and IS NOT cleared by 
a reset. This is so analysis can detect which processor caused the error.

Hope this clears up a few points.


Mark Edmonds
UK.AC.RHBNC.PHV1

P.S.   Does anyone know when the T801 (optimised for static RAMS) will 
       materialise?

Technical Details

Message-ID: <8807251303.AA08465@uk.ac.ox.prg>

Path: arc1-ca.pugleaf.net!utzoo!attcan!uunet!husc6!think!ames!pasteur!ucbvax!v1.ph.rhbnc.ac.UK!EDMONDS

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!attcan!uunet!husc6!think!ames!pasteur!ucbvax!v1.ph.rhbnc.ac.UK!EDMONDS
From: EDMONDS@v1.ph.rhbnc.ac.UK
Newsgroups: comp.sys.transputer
Subject: Error pin
Message-ID: <8807251303.AA08465@uk.ac.ox.prg>
Date: 25 Jul 88 14:05:01 GMT
Sender: daemon@ucbvax.BERKELEY.EDU
Organization: The Internet
Lines: 20