Article View: gnu.gcc.help
Article #51459(none)
From: Mike Adams
Date: Tue, 18 May 1993 20:33
Date: Tue, 18 May 1993 20:33
19 lines
1392 bytes
1392 bytes
I have used been using gcc & g++ on sun and HP platforms for several years to do cross compiling for Motorola's 68302 MPU. The 68302 is basically a 68000 with some high speed SCC's and some other nice peripherals. I am now interested in using Motorola's next generation of this chip called the 68360. It's internal core cpu is a CPU32. The instruction set of the CPU32 is very similar to that of the 68020. Two new instructions have been added LPSTOP & TBL and the following instructions have been left out: BFCHG, BFCLR, BFEXTS, BFEXTU, BFFFO, BFINS, BFSET, BFTST CALLM, RTM CAS, CAS2 cpBcc, cpDBcc, cpGEN, cpRESTORE, cpSAVE, cpScc, cpTRAPcc PACK, UNPK Could you please tell me what I need to do so as to get the CPU32 instruction set for gcc. Thanks Mike Adams
Technical Details
Message-ID:
<9305182027.AA00102@ee.utah.edu>Path:
arc1-ca.pugleaf.net!gmd.de!Germany.EU.net!mcsun!uknet!bnr.co.uk!bnrgate!nott!torn!howland.reston.ans.net!usenet.ins.cwru.edu!magnus.acs.ohio-state.edu!cis.ohio-state.edu!ee.utah.edu!adamsShow Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 11318c,4d77a915525af4bd X-Google-Attributes: gid11318c,public X-Google-ArrivalTime: 1993-05-18 14:08:02 PST Path: arc1-ca.pugleaf.net!gmd.de!Germany.EU.net!mcsun!uknet!bnr.co.uk!bnrgate!nott!torn!howland.reston.ans.net!usenet.ins.cwru.edu!magnus.acs.ohio-state.edu!cis.ohio-state.edu!ee.utah.edu!adams From: adams@ee.utah.edu (Mike Adams) Newsgroups: gnu.gcc.help Subject: (none) Date: 18 May 1993 16:33:12 -0400 Organization: GNUs Not Usenet Lines: 19 Sender: daemon@cis.ohio-state.edu Distribution: gnu Message-ID: <9305182027.AA00102@ee.utah.edu>