Re: Floating point performance & Mr

Article View: net.arch

Article #3071

#3071

From: Henry Spencer
Date: Sun, 26 Oct 1986 01:13

10 lines
1006 bytes

> ... the last time I checked, cycle time
> doesn't vary with addressing mode, even on the CISCiest of CISCs...

Varying cycle time is not uncommon in the PDP11 line, at least in the 11s
I've had cause to investigate in detail.  The microcode selects the cycle
time it wants on a cycle-by-cycle basis, presumably with the delays of
different processor sections in mind.
-- 
				Henry Spencer @ U of Toronto Zoology
				{allegra,ihnp4,decvax,pyramid}!utzoo!henry

Technical Details

Message-ID: <7256@utzoo.UUCP>

Path: arc1-ca.pugleaf.net!utzoo!henry

References: <1198@hoptoad.uucp> <30200001@gorgo.UUCP>, <13508@amdcad.UUCP>

Show Full Headers

Complete Article Headers

Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP
Posting-Version: version B 2.10 5/3/83; site utzoo.UUCP
Path: arc1-ca.pugleaf.net!utzoo!henry
From: henry@utzoo.UUCP (Henry Spencer)
Newsgroups: net.arch
Subject: Re: Floating point performance & Mr
Message-ID: <7256@utzoo.UUCP>
Date: Sat, 25-Oct-86 21:13:04 EDT
Article-I.D.: utzoo.7256
Posted: Sat Oct 25 21:13:04 1986
Date-Received: Sat, 25-Oct-86 21:13:04 EDT
References: <1198@hoptoad.uucp> <30200001@gorgo.UUCP>, <13508@amdcad.UUCP>
Organization: U of Toronto Zoology
Lines: 10

Reply to Parent Message