Make and Dependant/Command inferences

Thread View: net.bugs

1 messages

[T] Back to Threads [V] Tree View [G] Group Articles

1 total messages Started by John M Sellens Wed, 17 Oct 1984 23:47

#323

Author: John M Sellens
Date: Wed, 17 Oct 1984 23:47

21 lines
1158 bytes

Make behaves in a way that *I* sure didn't expect.  Technically,
it's probably not a bug, but I think it's kind of weird.

If the file b.c exists, the Makefile
	b.o: a.c
		echo Hello

is interpreted the same as
	b.o: a.c b.c # !!!
		echo Hello

and, if there were no commands specified (i.e. no "echo Hello"), as
	b.o: a.c b.c
		cc $(CFLAGS) -c b.c

I had always assumed that make would only try to make inferences about the
dependents of a file (in this case 'b.o') if it was not defined on the
left side of a line with a colon.  And that if I specifically define a
file dependency with no commands, that make wouldn't make some up for me.

John

Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads