forth on a chip

Thread View: net.lang.forth

2 messages

[T] Back to Threads [V] Tree View [G] Group Articles

2 total messages Started by Randyll Burns Fri, 29 Mar 1985 16:11

#174

Author: Randyll Burns
Date: Fri, 29 Mar 1985 16:11

8 lines
1065 bytes

I was just reading an article which appeared yesterday in the SF Chronicle
on Charlie Moore's hardware implementation of Forth. I would be very 
interested in hearing from folks with a deeper knowlege of this project.
I was surprised to hear that they are so far along.
The article says they are shipping evaluation units next week. The prototype 
chip is supposed to benchmark at 10 times the speed of a 68k. Their intention
is to have the chip used in computers with 1/4 the speed of a cray in a few   
years.

Re: forth on a chip

#180

Author: rich
Date: Wed, 03 Apr 1985 20:57

14 lines
986 bytes


    I too am interested in this gate array implementation of a Forth
    engine.  The current edition of ELECTRONIC DESIGN contains a cover
    story about the chip written by Moore, Brodie and one other person.
    It gives some details on the architecture but not quite enough info.
    Anybody know how I could get a data/spec sheet on the part ????




    Rich Manzini
    HP Loveland Instrument Division
    {hplabs!hplvla!rich}

Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads