🚀 go-pugleaf

In article <4374@gatech.CSNET>, jeff@gatech.CSNET (Jeff Lee) writes:
>                                                 You could do
> the same with a 68000. With a couple of 35ns rams and some address
> decoding (to map them into memory) you can implement a similar type of
> MMU. For system level access, you bypass the rams and physical and logical
> memory are the same. The OS loads the memory mapping rams with the
> appropriate address and dispatches the process. While in user mode, the
> high order bits are remapped into different physical locations (going
> through the MMU rams). You access something that you are not supposed
> to and you take a bus error.

It's a nice idea in general . . . but not on the ST.  Address
timing is *so* critical that running the address lines through a
35ns RAM would result in missing RAS and/or CAS windows on the
DRAMs.  Bad things happen.

The other gotcha is that by the time the lookup RAM can indicate
if a location should generate a bus error, the memory controller
is already comitted to the read or write cycle.  You'd have to
map every unused page to some piece of scratch RAM.

We looked at this many months ago, and went a different route....

-- 

-Landon Dyer, Atari Corp.		{sun,lll-lcc,lll-crg!vecpyr}!atari!dyer

/-----------------------------------------------\
| The views represented here do not necessarily | "If Business is War, then
| reflect those of Atari Corp., or even my own. |  I'm a Prisoner of Business!"
\-----------------------------------------------/