🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: sci.electronics.basics
Article #42

Re: 4 layer PCB (from 2 layer) + array of designs on one board

#42
From: John Devereux
Date: Mon, 25 Dec 2006 23:30
61 lines
3834 bytes
"Vitaliy" <m.vitaliy@gmail.com> writes:

> Hello,
>
> My appplication is light detection -> using photodiodes and
> transimpedeance amplifier (OPA657 from Texas Instruments). At this
> point I have 2-layer working design. I need to increase the bandwidth
> of the detector (from 10MHz to 40MHz) and try to reduce noise (also
> reducing noise is always welcome, of course).

These requirements tend to be mutually exclusive... i.e., more
bandwidth lets in more noise.

What is the source of the "noise"? E.g. source noise, photocurrent
shot noise, transimpedance amplifier noise, external interference?

Until you do this it seems pointless to speculate about numbers of
layers in boards.

<SNIP>

> I'm thinking about using two inner layers for +5V and -5V power
> layers (I'm using free space on top and bottom layers for ground
> layer). +-5V is currently connected to the board from external power
> supply by soldering two wires (one for
> +5V and one for -5V). I am using +-5V to bias photodiodes and to power
> the opamp. The software I'm using is OrCAD. Even if going to 4 layer
> from two wouldn't give me a significant improvement in terms of
> reducing the noise level, I would like to know the answers for the
> following questions.

>
> 1) Will traferring +-5V to separate layers (rather than just have the
> power traces with filters) work? Since the inner layer is most likely
> to be .5oz copper as opposed to 1oz copper of outer layers. There is no
> way to specify that in gerber file, right? Will creating a power layer
> give me more stable voltage (and high capacitance)? That's why people
> are using multilayers as opposed to two layers, right? I guess I will
> still need some decoupling capacitors at the vias.
>
>
> 2) The price differential between 2 and 4 layer boards is quite steep,
> and I can easily fit a few prototype boards on one board and then cut
> them (or have it cut by manufacturer). What is the easiest way to place
> array of differemt designs on one board? I only have access to OrCAD,
> but it can generate gerber files, so maybe some other software can be
> used. Are the manufacturers ok with this? I would prefer them to cut
> the boards, if possible, since I probably wouldn't be able to do it as
> well without special equipment. (Something tells me they woudn't be
> willing to make x by x board, and then cut it in y pieces, but just
> checking). I do realize I might be able to place three designs side by
> side and not require any cutting, but that might not always work for
> me.
>
> Merry Christmas,
> Vitaliy
>

-- 

John Devereux
Technical Details
Message-ID: <878xgvzh7k.fsf@cordelia.devereux.me.uk>
Path: arc1-ca.pugleaf.net!g2news2.google.com!news3.google.com!border1.nntp.dca.giganews.com!border2.nntp.dca.giganews.com!nntp.giganews.com!newspeer1.nwr.nac.net!bbc!caladan!news-peer-lilac.gradwell.net!not-for-mail
References: <1167029740.938190.304470@n51g2000cwc.googlegroups.com>

Show Full Headers
Complete Article Headers
X-Google-Thread: 111d0a,98c8f92c95d5cd79
X-Google-Thread: 112d1e,98c8f92c95d5cd79
X-Google-Thread: f849b,98c8f92c95d5cd79
X-Google-Thread: 103407,98c8f92c95d5cd79
X-Google-Attributes: gid111d0a,gid112d1e,gidf849b,gid103407,public
X-Google-Language: ENGLISH,ASCII-7-bit
Path: arc1-ca.pugleaf.net!g2news2.google.com!news3.google.com!border1.nntp.dca.giganews.com!border2.nntp.dca.giganews.com!nntp.giganews.com!newspeer1.nwr.nac.net!bbc!caladan!news-peer-lilac.gradwell.net!not-for-mail
Newsgroups: sci.electronics.basics,sci.electronics.design,comp.arch.embedded,aus.electronics
Subject: Re: 4 layer PCB (from 2 layer) + array of designs on one board
References: <1167029740.938190.304470@n51g2000cwc.googlegroups.com>
From: John Devereux <jdREMOVE@THISdevereux.me.uk>
Date: Mon, 25 Dec 2006 23:30:39 +0000
Message-ID: <878xgvzh7k.fsf@cordelia.devereux.me.uk>
User-Agent: Gnus/5.11 (Gnus v5.11) Emacs/22.0.91 (gnu/linux)
Cancel-Lock: sha1:PL11uzIarsSZAKXJissaO7OgI/A=
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Lines: 61
NNTP-Posting-Host: 217.169.15.178
X-Trace: 1167089451 news.aaisp.net.uk 761 217.169.15.178:52190
X-Complaints-To: aaispnews-abuse@gradwell.net