Article View: sci.electronics
Article #11907Re: Clock signal generator
From: Kevin Doherty
Date: Fri, 13 Nov 1992 14:43
Date: Fri, 13 Nov 1992 14:43
4 lines
483 bytes
483 bytes
I think you're looking for a phase locked loop circuit; that much I can figure out. Unfortunately, I'm the wrong person to ask re: PLL specifics. Good luck.
Technical Details
Message-ID:
<Bxnsvq.FFo@melpar>Path:
arc1-ca.pugleaf.net!sparky!uunet!melpar!dohertyReferences:
<1992Nov12.203504.16474@ultb.isc.rit.edu>Show Full Headers
Complete Article Headers
Newsgroups: sci.electronics Path: arc1-ca.pugleaf.net!sparky!uunet!melpar!doherty From: doherty@melpar (Kevin Doherty) Subject: Re: Clock signal generator Organization: E-Systems, Melpar Division Date: Fri, 13 Nov 1992 14:43:01 GMT Message-ID: <Bxnsvq.FFo@melpar> References: <1992Nov12.203504.16474@ultb.isc.rit.edu> Lines: 4