🚀 go-pugleaf

In article <truben.721928059@vipunen.hut.fi>, truben@vipunen.hut.fi (Trygve Nyman) writes:
|> Anybody got the pinout of the feature connector
|> found on most VGA-cards? Complete specifications
|> and points to litterature would be even better...
|> 
|> Thanks,
|> truben
|> 

Before it got nicked, I had a good book "The programmers guide to the EGA/VGA" -
published by Brady (I think). This, from recollection, had all you needed to know.

I _think_ that the VGA feature connector may be the same as the EGA one. If so,
here is the data (from the IBM EGA Technical Reference):

	GND	1	2	-12V
	+12V	.	.	J1
	J2	.	.	G'OUT
	R'OUT	.	.	B'OUT
	ATRS/L	.	.	BOUT
	GOUT	.	.	G
	R'	.	.	B
	R	.	.	ROUT
	FEAT1	.	.	BLANK
	FEAT0	.	.	FC1
	FC0	.	.	G'/I
	B'/V	.	.	HIN
	VIN	.	.	14MHz
	Int.	.	.	EXT OSC
	VOUT	.	.	HOUT
	GND	31	32	+5V

Signal Description:

("inputs" are signals coming _from_ the EGA, "outputs" are signals going _to_ the
EGA via the feature connector. (typical IBM :-))

J2	this pin is connected to auxiliary jack 2 on the rear panel. (Obviously
not applicable to the VGA)

R'OUT	secondary red output

ATRS/L	attribute shift load. This signal controls the serialisation of the video
information. The shift register parallel loads at the dot clock leading edge when
this signal is low.

GOUT	primary green output

R'	secondary red input

R	primary red input

FC1	this signal is input from bit 1 (Feature Control Bit 1) of the feature
control register.

FC0	this signal is input from bit 0 (Feature Control Bit 0) of the feature
control register.

FEAT0	this signal is output to bit 5 (Feature Code 0) of Input Status Register 0	

B'/V	secondary blue input/monochrome video

VIN	vertical retrace input

Int.	this signal is output to bit 4 (Disable Internal Video Drivers) of the
Miscellaneous Output Register.

VOUT	vertical retrace output

J1	this pin is connected to auxiliary jack 1 on the rear panel.

G'OUT	secondary green output

B'OUT	secondary blue output

BOUT	blue output

G	green input

B	blue input

ROUT	red output

BLANK	this is a composite horizontal and vertical blanking signal from the CRTC

FEAT1	this signal is output to bit 6 (Feature Code 1) of Input Status Register 0

G'/I	secondary green/intensity input

HIN	horizontal retrace input from the CRTC

14MHz	clock from the system board

EXT OSC	external dot clock output

HOUT	horizontal retrace output

		CRTC = CRT Controller

Hope this helps.

	JohnH

----------------------------------------------------------------------------

      |  _  |_   _   |_|  _   _|  _|              Electronics Department
    |_| (_) | | | |  | | (_| (_| (_| \/           School of MPCE
    ---------------------------------/-           Macquarie University
                                                  Sydney, AUSTRALIA 2109

    Email: johnh@mpce.mq.edu.au, Ph: +61 2 805 8959, Fax: +61 2 805 8983

----------------------------------------------------------------------------