Article View: sci.electronics
Article #16281Re: PC VLSI Design package
From: Gary Gendel
Date: Tue, 05 Jan 1993 18:36
Date: Tue, 05 Jan 1993 18:36
33 lines
2000 bytes
2000 bytes
In article 12546@galileo.cc.rochester.edu, nsus_ss@uhura.cc.rochester.edu (Nick Susch) writes: >Does any one know of a VLSI design and layout package for the PC that is >either freeware or shareware? I have used Magic on Sun workstations, but was >wondering if there is anything on the net that I could try out on my PC. >Thanks for any help! There are some stuff for the PC, but I wouldn't handle any big designs with them. As an example, there is an EE drawing program on SIMTEL: pd1:<msdos.graphics>EEDRAW24.ZIP Besides consulting for a number of the leading CAE companies around the world, my company makes a number of advanced design verification tools commercially that run on Engineering Workstations and 386 (or better) PCs. These are too expensive for the hobbiest, however, we have been toying with releasing a restricted version (no more than 500 elements) of out logic simulator, SIMIC for no charge. This simulator has been claimed by many as the best gate/switch level simulator available anywhere. The biggest hurdle is condensing our 300+ user manual into a small text file. Since SIMIC elements range from simple gates to large functional blocks (RAMS, PLAS, etc) the 500 part limit should allow most hobby and educational designs, but prevent competition with our commercial product. We just need to determine if there is enough interest to warrant this effort. Gary Gendel VP Customer Relations Genashor Corp 9 Piney Woods Drive Belle Mead, NJ 08502 (908) 281-0164
Technical Details
Message-ID:
<1ickg8INNgt0@sdl.Warren.MENTORG.COM>Path:
arc1-ca.pugleaf.net!sparky!uunet!news.mentorg.com!sdl!sdl!usenetReferences:
<1993Jan5.170428.12546@galileo.cc.rochester.edu>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!sparky!uunet!news.mentorg.com!sdl!sdl!usenet From: garyg@warren.mentorg.com (Gary Gendel) Newsgroups: sci.electronics Subject: Re: PC VLSI Design package Date: 5 Jan 1993 18:36:56 GMT Organization: Mentor Graphics Corp. -- IC Group Lines: 35 Distribution: world Message-ID: <1ickg8INNgt0@sdl.Warren.MENTORG.COM> References: <1993Jan5.170428.12546@galileo.cc.rochester.edu> Reply-To: garyg@warren.mentorg.com NNTP-Posting-Host: garyg.warren.mentorg.com