Article View: sci.electronics
Article #6520Programming NS PLD's
From: Darren Senn
Date: Fri, 11 Sep 1992 23:21
Date: Fri, 11 Sep 1992 23:21
14 lines
1185 bytes
1185 bytes
Does anyone have the specification for the algorithm for programming National Semiconductors programmable logic devices? I've got the algorithm for their EPROMs, but I also need the algorithm for their PAL's, GAL's, and PEEL's. I called National Semiconductor the other day and they said they only give those algorithms to programmer manufacturers. Nevermind the fact that I'm to building a programmer, I'm not a company. :( If anyone can help me out, I'd greatly appreciate it. BTW: I rarely read this group, so please reply through mail. -- Darren Senn Phone: (408) 479-1521 sinster@scintilla.capitola.ca.us Snail: 1785 Halterman #1 Wasurenaide -- doko e itte mo soko ni anata wa iru yo. Santa Cruz, Ca 95062
Technical Details
Message-ID:
<18r9l3INNkbv@darkstar.UCSC.EDU>Path:
arc1-ca.pugleaf.net!sparky!uunet!sun-barr!ames!agate!darkstar.UCSC.EDU!sinsterShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!sparky!uunet!sun-barr!ames!agate!darkstar.UCSC.EDU!sinster From: sinster@cse.ucsc.edu (Darren Senn) Newsgroups: sci.electronics Subject: Programming NS PLD's Date: 11 Sep 1992 23:21:07 GMT Organization: University of California, Santa Cruz (CE/CIS Boards) Lines: 14 Distribution: na Message-ID: <18r9l3INNkbv@darkstar.UCSC.EDU> NNTP-Posting-Host: ritter.ucsc.edu