DRAM timing degradation

Article View: sci.electronics

Article #9571

#9571

From: terry bohning
Date: Fri, 18 Jan 1991 04:56

4 lines
604 bytes

Is it possible for the access time of DRAM's to degrade (increase) over
time?  If so, what are possible mechnisms?  I believe inter-region
dopant diffusion could cause this, for example, by increasing depletion
region capacitance.

Technical Details

Message-ID: <c0DyV2w163w@cs.fau.edu>

Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sdd.hp.com!caen!uflorida!cs.fau.edu!terryb

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sdd.hp.com!caen!uflorida!cs.fau.edu!terryb
From: terryb@cs.fau.edu (terry bohning)
Newsgroups: sci.electronics
Subject: DRAM timing degradation
Message-ID: <c0DyV2w163w@cs.fau.edu>
Date: 18 Jan 91 04:56:47 GMT
Sender: bbs@cs.fau.edu (Waffle BBS)
Organization: Florida Atlantic University
Lines: 4