ASIC DESIGNER WITH VERILOG/SYNOPSIS TOOLS EXPERTEASE NEEDED AT SUN MICROSYSTEMS, INC.

Thread View: sun.jobs

1 messages

[T] Back to Threads [V] Tree View [G] Group Articles

1 total messages Started by Scott Simmons [CONTRACTOR] Fri, 26 Jun 1992 00:03

#15

Author: Scott Simmons [CONTRACTOR]
Date: Fri, 26 Jun 1992 00:03

31 lines
2316 bytes

	
	Come join the systems division, building the next greatest graphics
chip from Sun Microsytems, inc. 


	You will work on a very exciting graphics chip, that is targeted at 
competing in the low end graphics market place. You will work with leaders in 
the industry, in a state of the art enviroment. Your input on the design of
this chip will be considered very valuable.


	Our job requirments: BS/MS EE, Verilog and/or Synopsis design methodologyexpertease. Four plus years in the design and development of ASIC's. Our ideal
candidate would have designed, simulated, and transfered to manufacturing at 
least one ASIC using Verilog and/or Synopsis design methodology. Experiance 
using Verilog and/or Synopsis tools is a requirment. ASIC design experiance is
a requirment too. 2-D, 3-D graphics knowledge and architecture are desired.
System design and verification using integrated multi level  systems simulation
are additional capabilities that we desire.


		FOR MORE INFORMATION PLEASE CONTACT:

		Scott Simmons
		C/O Sun Microsytems, inc.
		2550 Garcia Ave.
		Mt. View, Ca. 94043
		M/S 16-07

		Phone:415-336-3844
		Fax:415-336-2423

Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads