Mixing PIII processors with differing cache sizes

Article View: alt.comp.hardware

Article #3222

#3222

From: GrahamBanks
Date: Tue, 31 Dec 2002 19:37

15 lines
2069 bytes

Intel's Processor Specification Update says:

While there are no known issues associated with the mixing of processors
with differing cache sizes in a dual processor
system, and Intel has done nothing to specifically prevent such system
configurations from operating, Intel does not support
such configurations since there may be uncharacterized errata that exist. In
dual processor systems, all processors must be of
the same cache size.

Is anyone aware of any issues with mixing processors with differing cache
sizes? Has anyone successfully done it?

--
Graham

Technical Details

Message-ID: <ausrm8$qji$1@newsg2.svr.pol.co.uk>

Path:

arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!sn-xit-02!sn-xit-06!sn-xit-08!supernews.com!freenix!deine.net!fr.clara.net!heighliner.fr.clara.net!proxad.net!news-hub.cableinet.net!blueyonder!diablo.theplanet.net!news.theplanet.net!not-for-mail

Show Full Headers

Complete Article Headers

X-Google-Language: ENGLISH,ASCII-7-bit
X-Google-Thread: fdc9c,7c3fc51986e3bc17,start
X-Google-Attributes: gidfdc9c,public
X-Google-Thread: 11196f,7c3fc51986e3bc17,start
X-Google-Attributes: gid11196f,public
X-Google-Thread: f5f89,7c3fc51986e3bc17,start
X-Google-Attributes: gidf5f89,public
X-Google-Thread: 102b32,7c3fc51986e3bc17,start
X-Google-Attributes: gid102b32,public
X-Google-Thread: 1113fa,7c3fc51986e3bc17,start
X-Google-Attributes: gid1113fa,public
X-Google-ArrivalTime: 2002-12-31 11:37:51 PST
Path: arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!sn-xit-02!sn-xit-06!sn-xit-08!supernews.com!freenix!deine.net!fr.clara.net!heighliner.fr.clara.net!proxad.net!news-hub.cableinet.net!blueyonder!diablo.theplanet.net!news.theplanet.net!not-for-mail
From: "GrahamBanks" <gb@grahambanks.freeserve.co.uk>
Newsgroups: alt.comp.hardware,comp.os.linux.hardware,comp.sys.ibm.pc.hardware.systems,intel.microprocessors.pentium_iii,redhat.hardware.arch.intel
Subject: Mixing PIII processors with differing cache sizes
Date: Tue, 31 Dec 2002 19:37:15 -0000
Lines: 17
Message-ID: <ausrm8$qji$1@newsg2.svr.pol.co.uk>
NNTP-Posting-Host: 217.135.236.155
X-Trace: newsg2.svr.pol.co.uk 1041363464 27250 217.135.236.155 (31 Dec 2002 19:37:44 GMT)
NNTP-Posting-Date: 31 Dec 2002 19:37:44 GMT
X-Complaints-To: abuse@theplanet.net
X-Priority: 3
X-MSMail-Priority: Normal
X-Newsreader: Microsoft Outlook Express 5.00.2919.6700
X-MimeOLE: Produced By Microsoft MimeOLE V5.00.2919.6700