Thread View: ba.
1 messages
1 total messages
Started by Active Staffing
Fri, 26 Feb 1999 00:00
Senior Hardware Design-System/Board Level Networking
Author: Active Staffing
Date: Fri, 26 Feb 1999 00:00
Date: Fri, 26 Feb 1999 00:00
27 lines
1494 bytes
1494 bytes
Location: Santa Clara Salary: D.O.E. + bonus + stock options Start Date: Immediately You will participate in the earliest stage of building the company. You will be the Senior Hardware Design Engineer handling high-speed board-level design from schematic capture to board assembly. Experience with high-speed processor, TDM (1/E1), Ethernet, Frame Relay, IP and/or ATM is preferred. Experience from specification to block diagram, timing analysis, schematic capture, and layout is needed. Design experience implementing algorithms in FPGA or ASIC using VHDL or Verilog is required. Contact: Kim Vu Active Staffing tel. 408-245-1400 fax 408-245-5268 kvu@activestaff.com
Thread Navigation
This is a paginated view of messages in the thread with full content displayed inline.
Messages are displayed in chronological order, with the original post highlighted in green.
Use pagination controls to navigate through all messages in large threads.
Back to All Threads