board level engineer (san mateo, ca.)

Article View: ba.juobs.offered

Article #3

From: jack allen
Date: Tue, 29 Oct 1996 00:00

16 lines
1415 bytes

This opportunity entails digital design, signal timing analysis,
schematic entry, signal integrity analysis/simulation, board bring-up
in the lab and transfer of boards to manufacturing. Requires a BSEE/CS
or equivalent with 3+ years directly related experience. MSEE/CS or
related field preferred. Must have experience and fast bus interfaces
and high speed digital logic board design. Expertise with SPICE and
Motive or equivalent tool is helpful. Must also have experience with
FPGA, Verilog and an understanding of ASIC packaging and PCI Bus
architecture.
Please respond by fax or email to:
Connexion:
fax: 415-326-4501
email: eci@ix.netcom.com
attn: jack allen
ref: e-56

Technical Details

Message-ID: <3276619b.101316996@nntp.ix.netcom.com>

Path: arc1-ca.pugleaf.net!unknown!not-for-mail

Show Full Headers

Complete Article Headers

X-Google-Language: ENGLISH,ASCII-7-bit
X-Google-Thread: f8a02,7ce0b8449d044cf7
X-Google-Attributes: gidf8a02,public
X-Google-Thread: fc24c,7ce0b8449d044cf7
X-Google-Attributes: gidfc24c,public
X-Google-Thread: fe91f,7ce0b8449d044cf7
X-Google-Attributes: gidfe91f,public
X-Google-Thread: 11d8d9,7ce0b8449d044cf7
X-Google-Attributes: gid11d8d9,public
From: eci@ix.netcom.com (jack allen)
Subject: board level engineer (san mateo, ca.)
Date: 1996/10/29
Message-ID: <3276619b.101316996@nntp.ix.netcom.com>
X-Deja-AN: 192984995
organization: connexion
x-netcom-date: Tue Oct 29  1:45:51 PM CST 1996
reply-to: eci@ix.netcom.com
newsgroups: ba.juobs.offered,biz.jobs.offered,comp.jobs.offered,us.jobs.offered