Article View: comp.arch.fpga
Article #21Re: SoC pheripheral Design Resouraces
From: Jan De Ceuster
Date: Mon, 17 Feb 2003 13:12
Date: Mon, 17 Feb 2003 13:12
15 lines
2289 bytes
2289 bytes
> Hi all > I have a problem with the design of an SoC peripheral cell to be used in an > SoC with AHB interface .I am new to this area.Any resource or advices > regarding the design of an SoC peripheral > > Thanks in Advance > Regards Geeko Geeko, what is exactly your problem? You're a bit vague here. For the AHB interface itself you should look into the AMBAv2.0 spec which is downloadable at the ARM website. Nothing is going to help you more than that spec because ARM did a good job in creating this document. Jan
Technical Details
Message-ID:
<3E50DFB4.BBFFE817@elis.rug.ac.be>Path:
arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!sn-xit-03!sn-xit-01!sn-xit-08!supernews.com!easynet-quince!easynet.net!feed1.news.be.easynet.net!syros.belnet.be!news.belnet.be!news.rug.ac.be!not-for-mailReferences:
<b2qi25$1efn70$1@ID-159027.news.dfncis.de>Show Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 1151b2,4d8c7b9f65c148db X-Google-Attributes: gid1151b2,public X-Google-Thread: 104c88,4d8c7b9f65c148db X-Google-Attributes: gid104c88,public X-Google-Thread: fec08,4d8c7b9f65c148db X-Google-Attributes: gidfec08,public X-Google-Thread: f57fe,4d8c7b9f65c148db X-Google-Attributes: gidf57fe,public X-Google-Thread: f736a,4d8c7b9f65c148db X-Google-Attributes: gidf736a,public X-Google-Thread: 109e85,4d8c7b9f65c148db X-Google-Attributes: gid109e85,public X-Google-Thread: 112e4c,4d8c7b9f65c148db X-Google-Attributes: gid112e4c,public X-Google-Thread: 1089ad,4d8c7b9f65c148db X-Google-Attributes: gid1089ad,public X-Google-ArrivalTime: 2003-02-17 05:26:02 PST Path: arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!sn-xit-03!sn-xit-01!sn-xit-08!supernews.com!easynet-quince!easynet.net!feed1.news.be.easynet.net!syros.belnet.be!news.belnet.be!news.rug.ac.be!not-for-mail From: Jan De Ceuster <Jan.DeCeuster@elis.rug.ac.be> Newsgroups: comp.arch.fpga,comp.lang.verilog,comp.lang.vhdl,comp.lsi,comp.lsi.cad,fa.info-vlsi,fj.comp.lang.verilog,fj.comp.lang.vhdl Subject: Re: SoC pheripheral Design Resouraces Date: Mon, 17 Feb 2003 14:12:20 +0100 Organization: RUG-ELIS Lines: 15 Message-ID: <3E50DFB4.BBFFE817@elis.rug.ac.be> References: <b2qi25$1efn70$1@ID-159027.news.dfncis.de> NNTP-Posting-Host: leffe.elis.rug.ac.be Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Transfer-Encoding: 7bit X-Trace: gaudi2.rug.ac.be 1045487342 27782 157.193.67.9 (17 Feb 2003 13:09:02 GMT) X-Complaints-To: helpdesk@arc.rug.ac.be NNTP-Posting-Date: Mon, 17 Feb 2003 13:09:02 +0000 (UTC) X-Mailer: Mozilla 4.79 [en] (X11; U; HP-UX B.11.00 9000/785) X-Accept-Language: en