🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: comp.arch.fpga
Article #41

DFT , Design For Test HELPPPPP

#41
From: Djohn
Date: Tue, 01 Oct 2002 06:11
23 lines
2030 bytes
Hi all,
  I am now designing a Uart chip for study purposes. Now I am almost over
with my design and VHDL Coding .  I would like to integrate the DFT strategy
in the chip .

1)what are the different methods by which i can implement "Design for Test "
strategy in my chip.

2) I have a fair good knowledge of JTAG . So If I integrate a JTAG circuitry
in the chip (the tap controller , data registers  and instruction
registers), will it become  DFT compatible?

3) What exactly is BIST ? How is it implemented ? Any online  tutorials or
good links ...

4) What is ATPG ? how is it implemented? Any online  tutorials .......

5)Any other DFT strategies other than these.????

6) A comparison between these strategies? any links also welcome

thanks
Djohn
Technical Details
Message-ID: <anbej7$cg0fi$1@ID-159866.news.dfncis.de>
Path: arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!newsfeed.stanford.edu!logbridge.uoregon.edu!fu-berlin.de!uni-berlin.de!203.200.153.226!not-for-mail

Show Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit
X-Google-Thread: 112a73,28297834f289370c,start
X-Google-Attributes: gid112a73,public
X-Google-Thread: 1089ad,28297834f289370c,start
X-Google-Attributes: gid1089ad,public
X-Google-Thread: fec08,28297834f289370c,start
X-Google-Attributes: gidfec08,public
X-Google-Thread: 112e4c,28297834f289370c,start
X-Google-Attributes: gid112e4c,public
X-Google-Thread: f736a,28297834f289370c,start
X-Google-Attributes: gidf736a,public
X-Google-ArrivalTime: 2002-09-30 23:16:10 PST
Path: arc1-ca.pugleaf.net!archiver1.google.com!news1.google.com!newsfeed.stanford.edu!logbridge.uoregon.edu!fu-berlin.de!uni-berlin.de!203.200.153.226!not-for-mail
From: "Djohn" <deepucjohn@yahoo.com>
Newsgroups: comp.arch.fpga,comp.cad.synthesis,comp.lang.verilog,comp.lang.vhdl,fj.comp.lang.vhdl
Subject: DFT , Design For Test  HELPPPPP
Date: Tue, 1 Oct 2002 11:41:22 +0530
Lines: 28
Message-ID: <anbej7$cg0fi$1@ID-159866.news.dfncis.de>
Reply-To: "Djohn" <deepucjohn@yahoo.com>
NNTP-Posting-Host: 203.200.153.226
X-Trace: fu-berlin.de 1033452968 13107698 203.200.153.226 (16 [159866])
X-Priority: 3
X-MSMail-Priority: Normal
X-Newsreader: Microsoft Outlook Express 6.00.2600.0000
X-MimeOLE: Produced By Microsoft MimeOLE V6.00.2600.0000