Article View: comp.arch.fpga
Article #42Re: DFT , Design For Test HELPPPPP
From: lee
Date: Thu, 03 Oct 2002 02:23
Date: Thu, 03 Oct 2002 02:23
29 lines
2231 bytes
2231 bytes
I've found the Altera SignalTap solution helpfull when I needed to probe internal FPGA nodes. lee "Djohn" <deepucjohn@yahoo.com> wrote in message news:<anbej7$cg0fi$1@ID-159866.news.dfncis.de>... > Hi all, > I am now designing a Uart chip for study purposes. Now I am almost over > with my design and VHDL Coding . I would like to integrate the DFT strategy > in the chip . > > 1)what are the different methods by which i can implement "Design for Test " > strategy in my chip. > > 2) I have a fair good knowledge of JTAG . So If I integrate a JTAG circuitry > in the chip (the tap controller , data registers and instruction > registers), will it become DFT compatible? > > 3) What exactly is BIST ? How is it implemented ? Any online tutorials or > good links ... > > 4) What is ATPG ? how is it implemented? Any online tutorials ....... > > 5)Any other DFT strategies other than these.???? > > 6) A comparison between these strategies? any links also welcome > > thanks > Djohn
Technical Details
Message-ID:
<afae515b.0210021823.770c9314@posting.google.com>Path:
arc1-ca.pugleaf.net!archiver1.google.com!postnews1.google.com!not-for-mailReferences:
<anbej7$cg0fi$1@ID-159866.news.dfncis.de>Show Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 112a73,28297834f289370c X-Google-Attributes: gid112a73,public X-Google-Thread: fec08,28297834f289370c X-Google-Attributes: gidfec08,public X-Google-Thread: 1089ad,28297834f289370c X-Google-Attributes: gid1089ad,public X-Google-Thread: 112e4c,28297834f289370c X-Google-Attributes: gid112e4c,public X-Google-Thread: f736a,28297834f289370c X-Google-Attributes: gidf736a,public X-Google-ArrivalTime: 2002-10-02 19:23:34 PST Path: arc1-ca.pugleaf.net!archiver1.google.com!postnews1.google.com!not-for-mail From: tlee@post.com (lee) Newsgroups: comp.arch.fpga,comp.cad.synthesis,comp.lang.verilog,comp.lang.vhdl,fj.comp.lang.vhdl Subject: Re: DFT , Design For Test HELPPPPP Date: 2 Oct 2002 19:23:34 -0700 Organization: http://groups.google.com/ Lines: 29 Message-ID: <afae515b.0210021823.770c9314@posting.google.com> References: <anbej7$cg0fi$1@ID-159866.news.dfncis.de> NNTP-Posting-Host: 12.81.6.140 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 8bit X-Trace: posting.google.com 1033611814 13289 127.0.0.1 (3 Oct 2002 02:23:34 GMT) X-Complaints-To: groups-abuse@google.com NNTP-Posting-Date: 3 Oct 2002 02:23:34 GMT