bus on new IBMs

Article View: comp.arch

Article #22547

#22547

From: Wm. Scott `Spot' Draves
Date: Fri, 23 Feb 1990 01:28

15 lines
828 bytes

I read in Unix Today! that the new IBM RISCs used an improved MCA bus
that doubled its performance from 20Mb/s to 40Mb/s.  There is a
separate, higher performance, bus for memory.

Isn't this quite underpowered relative to the CPU?  What sort of
swapping performance can I expect?

For comparison, the SS1's S-bus is 100Mb/s, I think.


Scott Draves			Space... The Final Frontier
wsd@cs.brown.edu
uunet!brunix!wsd
Box 2555 Brown U Prov RI 02912

Technical Details

Message-ID: <WSD.90Feb22202840@pitman.cs.brown.edu>

Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!cs.utexas.edu!uunet!brunix!doorknob!wsd

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!utgpu!jarvis.csri.toronto.edu!cs.utexas.edu!uunet!brunix!doorknob!wsd
From: wsd@cs.brown.edu (Wm. Scott `Spot' Draves)
Newsgroups: comp.arch
Subject: bus on new IBMs
Message-ID: <WSD.90Feb22202840@pitman.cs.brown.edu>
Date: 23 Feb 90 01:28:40 GMT
Sender: news@brunix.UUCP
Organization: Brown University Department of Computer Science
Lines: 15