Re: Using burst mode on PCI bus

Article View: comp.lang.asm.x86

Article #29

#29

From: Michael Richmann
Date: Wed, 10 Apr 1996 20:17

23 lines
1281 bytes

scitron@mail.global.co.za (user) wrote:
>We are in the process developing our first PCI bus add-on card.
>Here are some questions regarding the software interface :
>
>1. Is burst mode data transfer implemented on most motherboards, for
>    example Triton chipset, etc ?

It is on the Intel Endeavor board (Triton chipset) w/burst cache 
installed.

>
>2. If this is implemented, how does the software interface address it?
>    As far as I know, no x486 instruction can set up a burst mode
>    transfer.  Is there perhaps a special Pentium instruction that can
>    accomplish this ?

Don't rightly know.  Turning the burst mode on/off on the Endeavor is
accomplished through the bios settings.

-- 
Mike

My opinions, not Argonne's...

Technical Details

Message-ID: <4kh51i$p79@milo.mcs.anl.gov>

Path: arc1-ca.pugleaf.net!milo.mcs.anl.gov!usenet

References: <4kh37m$fmd@dodo.global.co.za>

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!milo.mcs.anl.gov!usenet
From: Michael Richmann <richmann@cmt.anl.gov>
Newsgroups: comp.lang.asm.x86,comp.lang.c,comp.lang.c++,comp.sys.intel
Subject: Re: Using burst mode on PCI bus
Date: 10 Apr 1996 20:17:53 GMT
Organization: CMT.ANL.GOV
Message-ID: <4kh51i$p79@milo.mcs.anl.gov>
References: <4kh37m$fmd@dodo.global.co.za>
NNTP-Posting-Host: cmtq30.cmt.anl.gov
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
X-Mailer: Mozilla 1.1N (Windows; I; 16bit)

Reply to Parent Message