Article View: comp.lang.asm.x86
Article #30Re: Using burst mode on PCI bus
From: Kazimir Kylheku
Date: Wed, 10 Apr 1996 21:02
Date: Wed, 10 Apr 1996 21:02
25 lines
1546 bytes
1546 bytes
In article <4kh37m$fmd@dodo.global.co.za>, user <scitron@mail.global.co.za> wrote: >We are in the process developing our first PCI bus add-on card. >Here are some questions regarding the software interface : > >1. Is burst mode data transfer implemented on most motherboards, for > example Triton chipset, etc ? > >2. If this is implemented, how does the software interface address it? > As far as I know, no x486 instruction can set up a burst mode > transfer. Is there perhaps a special Pentium instruction that can > accomplish this ? Umm, the Pentium processor transfers data between its internal cache and a 64-bit external bus. It's not done on an instruction by instruction basis. The burst access is an interface feature that lets you push around these cache lines faster. These transfers are transparent to the programmer. There is nothing you have to do in the machine code to effectuate a pipelined burst data transfer. Are you sure you are qualified to design PCI interface cards? What on earth does this have to do with comp.lang.c? --
Technical Details
Message-ID:
<4kh7lcINN271@keats.ugrad.cs.ubc.ca>Path:
arc1-ca.pugleaf.net!keats.ugrad.cs.ubc.ca!not-for-mailReferences:
<4kh37m$fmd@dodo.global.co.za>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!keats.ugrad.cs.ubc.ca!not-for-mail From: c2a192@ugrad.cs.ubc.ca (Kazimir Kylheku) Newsgroups: comp.lang.asm.x86,comp.lang.c,comp.lang.c++,comp.sys.intel Subject: Re: Using burst mode on PCI bus Date: 10 Apr 1996 14:02:36 -0700 Organization: Computer Science, University of B.C., Vancouver, B.C., Canada Message-ID: <4kh7lcINN271@keats.ugrad.cs.ubc.ca> References: <4kh37m$fmd@dodo.global.co.za> NNTP-Posting-Host: keats.ugrad.cs.ubc.ca