Article View: comp.lang.verilog
Article #124Re: Verilog Syntax/Semantics Checker
From: Dan Sharoni
Date: Tue, 22 Dec 1992 17:37
Date: Tue, 22 Dec 1992 17:37
6 lines
709 bytes
709 bytes
------------------------------------------------------------------------------ I am looking for a linter (syntax/semantics checker) for Verilog. Does anybody knows about a company with such a tool. Please let me know. ------------------------------------------------------------------------------
Technical Details
Message-ID:
<1992Dec22.173746.2714@adobe.com>Path:
arc1-ca.pugleaf.net!sparky!uunet!olivea!decwrl!adobe!dsharoniShow Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!sparky!uunet!olivea!decwrl!adobe!dsharoni From: dsharoni@adobe.com (Dan Sharoni) Newsgroups: comp.lang.verilog Subject: Re: Verilog Syntax/Semantics Checker Keywords: Verilog Message-ID: <1992Dec22.173746.2714@adobe.com> Date: 22 Dec 92 17:37:46 GMT Sender: Dan Sharoni Followup-To: dsharoni@adobe.com Distribution: comp.lang.verilog Organization: Adobe Systems Incorporated Lines: 6