Article View: comp.lang.verilog
Article #133Re: 3rd Party Verilog Compilers
From: Larry Augustin
Date: Tue, 17 Nov 1992 00:19
Date: Tue, 17 Nov 1992 00:19
20 lines
1035 bytes
1035 bytes
jwest@wisc (Jeff West) writes: >bjdunlop@shamash.cdc.com (Bruce Dunlop) writes: >: >: A company called Chronologic Simulation was mentioned as having a fast >: verilog compiler, in a previous post here. Can someone give me their >: phone number? >: >: Also, does anyone have any good/bad experiences with it? >: >Contact: > Craig Combes > Chronologic > (415)965-3312 Fintronic claims to have a very fast Verilog simulator. Contact Alec Stanculescu (alec@fintronic.com), (415) 325-4474. Larry
Technical Details
Message-ID:
<lma.721959569@dayton.Stanford.EDU>Path:
arc1-ca.pugleaf.net!sparky!uunet!charon.amdahl.com!pacbell.com!ames!agate!stanford.edu!leland.Stanford.EDU!dayton.Stanford.EDU!lmaReferences:
<49596@shamash.cdc.com> <1992Nov16.132900.4291@walter.cray.com>Show Full Headers
Complete Article Headers
Newsgroups: comp.lang.verilog Path: arc1-ca.pugleaf.net!sparky!uunet!charon.amdahl.com!pacbell.com!ames!agate!stanford.edu!leland.Stanford.EDU!dayton.Stanford.EDU!lma From: lma@dayton.Stanford.EDU (Larry Augustin) Subject: Re: 3rd Party Verilog Compilers Message-ID: <lma.721959569@dayton.Stanford.EDU> Sender: news@leland.Stanford.EDU (Mr News) Organization: DSO, Stanford University References: <49596@shamash.cdc.com> <1992Nov16.132900.4291@walter.cray.com> Distribution: usa Date: 17 Nov 92 00:19:29 GMT Lines: 20