Verilog2VHDL VHDL2Verilog ?

Article View: comp.lang.verilog

Article #200

#200

From: Yair Amitay
Date: Mon, 05 Jul 1999 00:00

33 lines
1836 bytes

--------------0DDD728C3014246EDA89BC10
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit

Is somebody know reliable and simple tool for translate Verilog to VHDL
and VHDL to Verilog ?

Thanks,
Yair.

-------------------------------------

  e-mail:  yaira@silicon-value.com

---------------------------------------

--------------0DDD728C3014246EDA89BC10
Content-Type: text/html; charset=us-ascii
Content-Transfer-Encoding: 7bit

<!doctype html public "-//w3c//dtd html 4.0 transitional//en">
<html>
Is somebody know reliable and simple tool for translate Verilog to VHDL
and VHDL to Verilog ?
<p>Thanks,
<br>Yair.
<p>-------------------------------------
<pre>&nbsp; e-mail:&nbsp; yaira@silicon-value.com
</pre>
---------------------------------------</html>

--------------0DDD728C3014246EDA89BC10--

Technical Details

Message-ID: <3780595A.ECA464DD@silicon-value.com>

Path: arc1-ca.pugleaf.net!unknown!not-for-mail

Show Full Headers

Complete Article Headers

X-Google-Language: ENGLISH,ASCII-7-bit
X-Google-Thread: 1151b2,bbda4b72b470c67,start
X-Google-Attributes: gid1151b2,public
X-Google-Thread: 112e4c,bbda4b72b470c67,start
X-Google-Attributes: gid112e4c,public
X-Google-Thread: f736a,bbda4b72b470c67,start
X-Google-Attributes: gidf736a,public
X-Google-Thread: 1089ad,bbda4b72b470c67,start
X-Google-Attributes: gid1089ad,public
From: Yair Amitay <yaira@silicon-value.com>
Subject: Verilog2VHDL VHDL2Verilog ?
Date: 1999/07/05
Message-ID: <3780595A.ECA464DD@silicon-value.com>
X-Deja-AN: 497288709
X-Accept-Language: en
Content-Type: multipart/alternative; boundary="------------0DDD728C3014246EDA89BC10"
X-Complaints-To: abuse@inter.net.il
X-Trace: news2.inter.net.il 931158111 28542 192.114.176.16 (5 Jul 1999 07:01:51 GMT)
Organization: Internet Gold, ISRAEL
Mime-Version: 1.0
NNTP-Posting-Date: 5 Jul 1999 07:01:51 GMT
Newsgroups: comp.lang.verilog,fj.comp.lang.verilog,comp.lang.vhdl,fj.comp.lang.vhdl