Article View: comp.lang.verilog
Article #69NDL => Verilog Translator
From: Peter Hutton
Date: Wed, 26 Aug 1992 11:15
Date: Wed, 26 Aug 1992 11:15
5 lines
564 bytes
564 bytes
Has anyone heard of (or even better got) a translator from LSI Logic's NDL format to Verilog? Sources, names, contacts, hints ... all welcome. Thanks, - pete
Technical Details
Message-ID:
<1992Aug26.111539.6772@Cadence.COM>Path:
arc1-ca.pugleaf.net!sparky!uunet!Cadence.COM!eridani!huttonShow Full Headers
Complete Article Headers
Newsgroups: comp.lang.verilog Path: arc1-ca.pugleaf.net!sparky!uunet!Cadence.COM!eridani!hutton From: hutton@eucad.co.uk (Peter Hutton) Subject: NDL => Verilog Translator Message-ID: <1992Aug26.111539.6772@Cadence.COM> Keywords: NDL Verilog Sender: usenet@Cadence.COM (Usenet News) Nntp-Posting-Host: eridani Reply-To: hutton@eucad.co.uk Organization: EuCAD Date: Wed, 26 Aug 1992 11:15:39 GMT Lines: 6