Article View: comp.lsi.cad
Article #650Re: What is Synopsys?
From: Asgeir Eiriksson
Date: Mon, 16 Nov 1992 15:34
Date: Mon, 16 Nov 1992 15:34
15 lines
965 bytes
965 bytes
In <BxoB76.7x@world.std.com> jcooley@world.std.com (John Cooley) writes:
>From: mohan@tulip.cse.utoledo.edu (Mohan Pakkurti)
>>
>>Can someone tell me what Synopsys stands for ?
>>
I think the name stands for Syn(thesis) of op(timal) Sys(tems) or something
close to that
> Synopsys is a set of software tools used by chip designers
> to convert their behavioral models (Verilog or VHDL) into
^
|
he meant RTL
Technical Details
Message-ID:
<1e8f1oINN118@fido.asd.sgi.com>Path:
arc1-ca.pugleaf.net!sparky!uunet!munnari.oz.au!spool.mu.edu!agate!usenet.ins.cwru.edu!gatech!rutgers!sgigate!sgi!fido!viking!asgeirReferences:
<BxoB76.7x@world.std.com>Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!sparky!uunet!munnari.oz.au!spool.mu.edu!agate!usenet.ins.cwru.edu!gatech!rutgers!sgigate!sgi!fido!viking!asgeir From: asgeir@viking.asd.sgi.com (Asgeir Eiriksson) Newsgroups: comp.lsi.cad Subject: Re: What is Synopsys? Message-ID: <1e8f1oINN118@fido.asd.sgi.com> Date: 16 Nov 92 15:34:16 GMT References: <BxoB76.7x@world.std.com> Distribution: inet Organization: Silicon Graphics, Inc. Mountain View, CA Lines: 15 NNTP-Posting-Host: viking.asd.sgi.com