Verilog to TEGAS translator

Article View: comp.lsi.testing

Article #26

#26

From: Hai Vo-Ba
Date: Fri, 21 Aug 1992 14:18

11 lines
662 bytes

	Hi,

	We're looking for a PD netlist translator that can map a hierarchical
    structural Verilog netlist into TEGAS. Any pointer is much appreciated.

----
Hai  Vo-Ba                              (303)229-3874
ESL  MS55              			hai@hpeshai.fc.hp.com
Hewlett Packard Co.
3404 E. Harmony Rd.
Fort Collins, Colorado 80525-9599

Technical Details

Message-ID: <109370002@hpfcso.FC.HP.COM>

Path: arc1-ca.pugleaf.net!sparky!uunet!usc!sdd.hp.com!hpscdc!hplextra!hpfcso!hai

Show Full Headers

Complete Article Headers

From: hai@hpfcso.FC.HP.COM (Hai Vo-Ba)
Date: Fri, 21 Aug 1992 14:18:23 GMT
Subject: Verilog to TEGAS translator
Message-ID: <109370002@hpfcso.FC.HP.COM>
Organization: Hewlett-Packard, Fort Collins, CO, USA
Path: arc1-ca.pugleaf.net!sparky!uunet!usc!sdd.hp.com!hpscdc!hplextra!hpfcso!hai
Newsgroups: comp.lsi.testing
Lines: 11