Verilog to TEGAS translator

Thread View: comp.lsi.testing

1 messages

[T] Back to Threads [V] Tree View [G] Group Articles

1 total messages Started by Hai Vo-Ba Fri, 21 Aug 1992 14:18

#26

Author: Hai Vo-Ba
Date: Fri, 21 Aug 1992 14:18

11 lines
662 bytes

	Hi,

	We're looking for a PD netlist translator that can map a hierarchical
    structural Verilog netlist into TEGAS. Any pointer is much appreciated.

----
Hai  Vo-Ba                              (303)229-3874
ESL  MS55              			hai@hpeshai.fc.hp.com
Hewlett Packard Co.
3404 E. Harmony Rd.
Fort Collins, Colorado 80525-9599

Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads