Article View: comp.lsi
Article #486vhdl puzzle
From: Ross Smith
Date: Wed, 06 Feb 1991 15:56
Date: Wed, 06 Feb 1991 15:56
15 lines
1027 bytes
1027 bytes
Given the following architecture body.
D and E are converted to correct values, but F gives a 0.
Any ideas why this doesn't work (especially since it works elsewhere)?
architecure adder of adder is
signal d,e,f : integer;
begin
process (add_enable, add_in1, add_in2)
if (add_enable, = '1') then
d <= bin_int2(add_in1); -- convert 32-bit bit array to integer
e <= bin_int3(add_in2); -- convert 40-bit bit array to integer
f <= (d + e); -- add the integers together
end if;
end process;
end adder;
Technical Details
Message-ID:
<1991Feb6.155659.23123@uicbert.eecs.uic.edu>Path:
arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sun-barr!lll-winken!uunet!maverick.ksu.ksu.edu!ux1.cso.uiuc.edu!uicbert.eecs.uic.edu!smith1Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!sun-barr!lll-winken!uunet!maverick.ksu.ksu.edu!ux1.cso.uiuc.edu!uicbert.eecs.uic.edu!smith1 From: smith1@uicbert.eecs.uic.edu (Ross Smith) Newsgroups: comp.lsi Subject: vhdl puzzle Summary: simulation of F <= D + E; does not work Keywords: vhdl Message-ID: <1991Feb6.155659.23123@uicbert.eecs.uic.edu> Date: 6 Feb 91 15:56:59 GMT Distribution: comp Organization: University of Illinois at Chicago Lines: 15