Re: ARMXX & MHz

Article View: comp.sys.acorn.tech

Article #425

Back to comp.sys.acorn.tech Previous Next

#425

From: Rabin Ezra;PhD;E200
Date: Fri, 13 Nov 1992 16:27

12 lines
1345 bytes

I suspect that these are for programs that don't break cache too much. With
the ARM2, the memory system keeps up reasonably well. With the ARM3 the cache
helps to hide the effects of slow memory, though as soon as the cache breaks
the performance drops to that of an ARM2, or slightly worse. The ARM600 gains
a write back buffer which decouples the core from memory even more, but again
if you have massive inline code you can slow the processor right down.
       Rabin Ezra
-- 
Rabin Ezra, PhD Student                         Internet: rabin@dcs.qmw.ac.uk
Dept of Computer Science,                       UUCP:  rabin@qmw-dcs.UUCP
Queen Mary and Westfield College,               JANET: rabin@uk.ac.qmw.dcs
Mile End Road, London E1 4NS, G.B.

Technical Details

Message-ID: <1992Nov13.162740.25352@dcs.qmw.ac.uk>

Path:

arc1-ca.pugleaf.net!sparky!uunet!charon.amdahl.com!pacbell.com!decwrl!elroy.jpl.nasa.gov!usc!zaphod.mps.ohio-state.edu!magnus.acs.ohio-state.edu!usenet.ins.cwru.edu!agate!doc.ic.ac.uk!uknet!qmw-dcs!usenet

References: <BxntqI.1Io@brunel.ac.uk>

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!sparky!uunet!charon.amdahl.com!pacbell.com!decwrl!elroy.jpl.nasa.gov!usc!zaphod.mps.ohio-state.edu!magnus.acs.ohio-state.edu!usenet.ins.cwru.edu!agate!doc.ic.ac.uk!uknet!qmw-dcs!usenet
From: rabin@cs.qmw.ac.uk (Rabin Ezra;PhD;E200)
Newsgroups: comp.sys.acorn.tech
Subject: Re: ARMXX & MHz
Message-ID: <1992Nov13.162740.25352@dcs.qmw.ac.uk>
Date: 13 Nov 92 16:27:40 GMT
References: <BxntqI.1Io@brunel.ac.uk>
Sender: usenet@dcs.qmw.ac.uk (Usenet News System)
Organization: Computer Science Dept, QMW, University of London
Lines: 12
Nntp-Posting-Host: magician.dcs.qmw.ac.uk

Reply to Parent Message