ARM3 cache control in RISC OS 3.10

Thread View: comp.sys.acorn.tech

1 messages

[T] Back to Threads [V] Tree View [G] Group Articles

1 total messages Started by Steve Loft Tue, 15 Dec 1992 18:26

#643

Author: Steve Loft
Date: Tue, 15 Dec 1992 18:26

9 lines
831 bytes

Since RISC OS 3.10 has support for the ARM 3, I assume there are some
SWI's for controlling the cache?  If so, could someone please post (or
mail me) the details?

Steve
-- 
|  Steve Loft                                  steve@klaatu.demon.co.uk   |
|  Doncaster,                                                             |
|  South Yorks.                                                           |

Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads