PIC (8259)

Article View: comp.sys.ibm.pc

Article #20

#20

From: Marco Imperatore
Date: Wed, 22 Jul 1992 21:42

14 lines
1157 bytes

Can anyone point me to information regarding the Programmable Interrupt
Controller(8259)?  I have looked at the helppc package but it is not
sufficient.  I need a basic description of the master/slave paradigm
and how different IRQ #s are mapped to different interrupt #s.  Is
cascading related to the master/slave paradigm?

I would prefer online information and/or programming examples.

Please reply by e-mail since I don't read this group regularly.

Thanks...
marco.
-- 
Marco Imperatore (mimperat@cs.dal.ca)

Technical Details

Message-ID: <Brt8At.B2K@cs.dal.ca>

Path:

arc1-ca.pugleaf.net!sparky!uunet!dtix!darwin.sura.net!jvnc.net!yale.edu!yale!gumby!destroyer!ubc-cs!utcsri!torn!csd.unb.ca!morgan.ucs.mun.ca!nstn.ns.ca!cs.dal.ca!mimperat

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!sparky!uunet!dtix!darwin.sura.net!jvnc.net!yale.edu!yale!gumby!destroyer!ubc-cs!utcsri!torn!csd.unb.ca!morgan.ucs.mun.ca!nstn.ns.ca!cs.dal.ca!mimperat
From: mimperat@cs.dal.ca (Marco Imperatore)
Newsgroups: comp.sys.ibm.pc,comp.ibm.pc.hardware,comp.sys.ibm.pc.misc,comp.sys.ibm.pc.hardware,comp.sys.ibm.pc.programmer
Subject: PIC (8259)
Keywords: PIC, Master, Slave, Cascading, Interrupts, IRQ
Message-ID: <Brt8At.B2K@cs.dal.ca>
Date: 22 Jul 92 21:42:29 GMT
Sender: usenet@cs.dal.ca (USENET News)
Organization: Math, Stats & CS, Dalhousie University, Halifax, NS, Canada
Lines: 14
Nntp-Posting-Host: cs.dal.ca