Article View: comp.sys.intel
Article #2248Triton II caching support
From: Mark Fineman
Date: Thu, 30 May 1996 00:00
Date: Thu, 30 May 1996 00:00
36 lines
2420 bytes
2420 bytes
Does anyone know if the Triton II chip sets (430HX PCIset and 430VX chip set) cache more than the "Lower 64MB" of memory, which is what the Triton (430FX PCIset) caches. I found out about this when I found my Pentium 166MHz system ran slower with 128MBs than with 64MBs, 22 versus 37 on Norton Utility's System Information benchmark. After having the retailer check all of the EPROM settings, we called the motherboard vendor (Tyan for Titan III motherboard) and found out that the Triton chip set only cached "the first" 64MB of RAM. I found a web site that had the complete documentation on-line (which www.intel.com doesn't seem to have: its down now so I can't check again.) Page 22 of the documentation revealed that only the "lower" 64MB of memory was cached. There was no earlier direct reference to the fact (I suppose that counting bits in registers would have made it clear), although there were many references to supporting caching of various types and 128MB of memory. I can't find the Triton II complete spec sheet, so does anyone know how much memory is elegible for caching in 430HX and 430VX PCIset's? Thanks. (I but "lower" and "first" in quotes above since I don't know where the memory for the Norton benchmenk is allocated. I would have assumed that the memory would be within the first 64MB of memory on a system with nothing but Windows 95 and the Norton test running, but it might work just the opposite. Having more than 64MB is not supposed to turn off caching - it still should remain active for some 64MB of memory, so if the memory allocation policy was the opposite to what it is, the benchmark should have shown no difference between performance with 64MB and 128MB.)
Technical Details
Message-ID:
<4oipbn$8pi@dfw-ixnews9.ix.netcom.com>Path:
arc1-ca.pugleaf.net!unknown!not-for-mailReferences:
<833406694snz@longley.demon.co.uk> <Fec$yRApWNrxEw1D@mwb.u-net.com>Show Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 10c6a1,9113ef086746e179 X-Google-Attributes: gid10c6a1,public X-Google-Thread: 1036bc,9113ef086746e179 X-Google-Attributes: gid1036bc,public X-Google-Thread: 110292,9113ef086746e179 X-Google-Attributes: gid110292,public From: mfineman@ix.netcom.com(Mark Fineman ) Subject: Triton II caching support Date: 1996/05/30 Message-ID: <4oipbn$8pi@dfw-ixnews9.ix.netcom.com> X-Deja-AN: 157459162 references: <833406694snz@longley.demon.co.uk> <Fec$yRApWNrxEw1D@mwb.u-net.com> organization: Netcom x-netcom-date: Wed May 29 7:15:51 PM CDT 1996 newsgroups: comp.sys.intel,comp.periphs,demon.tech.pc