Info sought about i860

Article View: comp.sys.intel

Article #505

#505

From: Jean-Laurent Philippe
Date: Fri, 21 Aug 1992 09:05

15 lines
946 bytes

I post this message for a friend who cannot access the News.

Jean-Laurent PHILIPPE
------
Could someone tell me his experience about the i860's difficulties
(or surprises) when a trap handler tries to determine where to resume
execution after a trap occurred.
(delayed branch instructions, autoincrement load/store instruction,
dual mode, IEEE standard, ...).

Christophe Thiblot	thiblot@archipel.fr
Dr. Jean-Laurent PHILIPPE         Tel: (33) 72-72-84-70
LIP - ENS Lyon                    Fax: (33) 72-72-80-80
46, Allee d'Italie
69364 Lyon Cedex 07               E-mail : philippe@frensl61.bitnet

Technical Details

Message-ID: <BtBt9x.5J9@ens-lyon.fr>

Path: arc1-ca.pugleaf.net!sparky!uunet!mcsun!corton!babbage!ensl!news

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!sparky!uunet!mcsun!corton!babbage!ensl!news
From: philippe@ens.ens-lyon.fr (Jean-Laurent Philippe)
Newsgroups: comp.sys.intel
Subject: Info sought about i860
Message-ID: <BtBt9x.5J9@ens-lyon.fr>
Date: 21 Aug 92 09:05:57 GMT
Sender: news@ens-lyon.fr
Organization: Ecole Normale Superieure de Lyon, France
Lines: 15