Re: i960

Article View: comp.sys.transputer

Article #264

Back to comp.sys.transputer Previous Next

#264

From: Jim Beers
Date: Wed, 13 Sep 1989 19:19

7 lines
743 bytes

VLIW processors do multiple operations at once, this is what the
multiflow machine is, and there is quite a bit of research being
done on this, includeing a project here at Cornell.  Multiflow
gets some incredible proformance this way, but the compilers must
be pretty good.
the i860, quoting 60 mflops is assuming doing an add and multiply
on each cycle.

Technical Details

Message-ID: <8909131919.AA02151@tputer.tn.cornell.edu>

Path:

arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!tut.cis.ohio-state.edu!ucbvax!TPUTER.TN.CORNELL.EDU!beersm

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!utzoo!attcan!utgpu!jarvis.csri.toronto.edu!mailrus!tut.cis.ohio-state.edu!ucbvax!TPUTER.TN.CORNELL.EDU!beersm
From: beersm@TPUTER.TN.CORNELL.EDU (Jim Beers)
Newsgroups: comp.sys.transputer
Subject: Re:  i960
Message-ID: <8909131919.AA02151@tputer.tn.cornell.edu>
Date: 13 Sep 89 19:19:59 GMT
Sender: daemon@ucbvax.BERKELEY.EDU
Organization: The Internet
Lines: 7