Re: New CoCo-III MMU

Article View: net.micro.6809

Article #765

#765

From: Jim Omura
Date: Tue, 12 Aug 1986 12:41

12 lines
981 bytes

     There have been comments about the custom VLSI chip floating about
to the effect that it is a full MMU.  My current information is that it
the memory function is that of a Dynamic Address Translator without
write protection.

Cheers! -- Jim O.
-- 
James Omura, Barrister & Solicitor, Toronto
ihnp4!utzoo!lsuc!jimomura
Byte Information eXchange: jimomura
(416) 652-3880

Technical Details

Message-ID: <1310@lsuc.UUCP>

Path: arc1-ca.pugleaf.net!utzoo!lsuc!jimomura

References: <4286@gatech.CSNET> <612@cbmvax.cbmvax.cbm.UUCP>

Show Full Headers

Complete Article Headers

Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP
Posting-Version: version B 2.10.2 9/18/84; site lsuc.UUCP
Path: arc1-ca.pugleaf.net!utzoo!lsuc!jimomura
From: jimomura@lsuc.UUCP (Jim Omura)
Newsgroups: net.micro.6809
Subject: Re: New CoCo-III MMU
Message-ID: <1310@lsuc.UUCP>
Date: Tue, 12-Aug-86 08:41:01 EDT
Article-I.D.: lsuc.1310
Posted: Tue Aug 12 08:41:01 1986
Date-Received: Tue, 12-Aug-86 18:27:54 EDT
References: <4286@gatech.CSNET> <612@cbmvax.cbmvax.cbm.UUCP>
Reply-To: jimomura@lsuc.UUCP (Jim Omura)
Organization: Barrister & Solicitor, Toronto
Lines: 12
Summary: Actually a DAT

Reply to Parent Message