Thread View: ut.ee
1 messages
1 total messages
Started by Duncan Elliott
Tue, 21 Feb 1989 18:43
Cider Seminar : Friday 24th
Author: Duncan Elliott
Date: Tue, 21 Feb 1989 18:43
Date: Tue, 21 Feb 1989 18:43
37 lines
1752 bytes
1752 bytes
Electrical Engineering Computer Group
Cider Seminar Series
BNR:
How I Spent My (2 year) Summer Vacation
by
Mike Takefman
Electrical Engineering Computer Group
University of Toronto
Time: Friday, February 24, 1989, 12:05 --- Place: GB 220
The DMS-100 Application is fairly resistant to
conventional methods of speedup. The author spent almost two
years with the Processor Exploratory group designing an
architecture that would provide a 2.5 times speedup by the
early 1990's and would scale to a 5 times speedup by the
middle 1990's.
The talk will consist of a short overview of research at
BNR followed by a discussion of the challenges involved in
speeding up the Call Processing Application.
Coming Soon
Date Who Topic
March 6 Miriam Lesser A Formal Approach to the Synthesis of
Combinational CMOS Circuits
--
Duncan Elliott, Dept. EE, University of Toronto, Toronto, Canada M5S 1A5
dunc@eecg.toronto.edu dunc@eecg.utoronto.ca uunet!utai!eecg!dunc
LAT: 43 39' 35.9"N LON: 79 23' 41.7"W ELEVATION: 349.30 VE3PKD
Thread Navigation
This is a paginated view of messages in the thread with full content displayed inline.
Messages are displayed in chronological order, with the original post highlighted in green.
Use pagination controls to navigate through all messages in large threads.
Back to All Threads