Article View: comp.arch
Article #23442Re: Win95 performance counter interface?
From: Paul Hsieh
Date: Sun, 29 Nov 1998 00:00
Date: Sun, 29 Nov 1998 00:00
15 lines
1557 bytes
1557 bytes
In article <73pf0i$op$1@winter.news.rcn.net>, SpamYourselFtwest@agora.rdrop.kom says... > >or more directly the RDTSC instruction (I know this exists on the > >Pentium, but I'm not sure about P II). This returns the number of clock > > All Pentium or later Intel processors have rdtsc. No AMD, Cyrix, or IDT > processors do, though the K6 does implement a performance counter and > an rdmsr to get at it, if you happen to be in ring 0. That's not correct. All modern x86 CPUs have a functioning/compatible RDTSC instruction. -- Paul Hsieh qed@pobox.com
Technical Details
Message-ID:
<73q7r3$c63$4@winter.news.rcn.net>Path:
arc1-ca.pugleaf.net!unknown!not-for-mailReferences:
<72kj98$lpj$1@autumn.news.rcn.net> <73p61n$3tr$1@winter.news.rcn.net> <73pf0i$op$1@winter.news.rcn.net>Show Full Headers
Complete Article Headers
X-Google-Language: ENGLISH,ASCII-7-bit X-Google-Thread: 110292,80c509bc716c6415 X-Google-Attributes: gid110292,public X-Google-Thread: 102b75,80c509bc716c6415 X-Google-Attributes: gid102b75,public X-Google-Thread: f9d87,80c509bc716c6415 X-Google-Attributes: gidf9d87,public X-Google-Thread: 114917,80c509bc716c6415 X-Google-Attributes: gid114917,public From: qed@pobox.com (Paul Hsieh) Subject: Re: Win95 performance counter interface? Date: 1998/11/29 Message-ID: <73q7r3$c63$4@winter.news.rcn.net> X-Deja-AN: 416639860 Approved: <johnfine@erols.com> References: <72kj98$lpj$1@autumn.news.rcn.net> <73p61n$3tr$1@winter.news.rcn.net> <73pf0i$op$1@winter.news.rcn.net> X-Trace: 6RqyO8CL/uelyJ3wbU81jjzOZfTYtKE80qPU1Yotvjg= Organization: A Million Monkeys X-Server-Date: 29 Nov 1998 01:16:03 GMT NNTP-Posting-Date: 29 Nov 1998 01:25:55 GMT Newsgroups: comp.arch,comp.lang.asm.x86,comp.sys.intel,intel.microprocessors.pentium_ii X-Complaints-To: abuse@rcn.com