🚀 go-pugleaf

I am trying to write a behavioural model for a family of modular 1- and
2-port memories and am new to the verilog language.  

I have been experimenting with "writing" (i.e. procedural assignment to
a memory register array) to the memory array with array index (address) set to "X".
Such a condition is a serious error in a real memory, however verilog seems
to ignore any out of range or unknown index when it is part of the LHS of a
procedural assignment.

My question is: does verilog do any bounds checking on index values to register
                arrays or do I have to implement such checks myself?
-- 
regards,

============================================================================================
Steven Wood			Phone: 613-763-2830
Memory Development		ESN:     6-393-2830
Bell Northern Research          Email: swood@bnr.ca (internet)
============================================================================================