Re: Verilog <--> VHDL translators

Article View: comp.lang.verilog

Article #169

#169

From: John Cooley
Date: Tue, 05 Jan 1993 05:46

33 lines
2114 bytes

In article gotom@hpysoln.tky.hp.com (Masaharu Goto) writes:

> I have a couple of corrections to my previous responce.
>
> The cost of VDOC-454 is not $200k~$300k,  but it is $20k~$30k. I mixed up
>when I convert it from yen to $.
>
> Second. A guy from InterHDL tell me that they have only Verilog to VHDL 
>convertor. I believe somebody gave me information that they have the other
>way translator, but it may be a misunderstanding.

  Having been away on vacation for the past few weeks, it looks like I
  missed an interesting threat about Verilog <--> VHDL translators.  Could
  I trouble someone who may be at a site that has this thread archived to
  e-mail me where I could ftp to pick up these missing posts?  I run the
  E-mail Synopsys User Group (ESNUG) and know a couple of hundred Verilog/
  VHDL users who might be interested in this particular thread.

  Thank you for your time & help.

                                                - John Cooley
                                                  ESNUG Moderator

 ===========================================================================
 Trapped trying to figure out a Synopsys bug?  Want to hear how others dealt
 with it ?  Join the E-Mail Synopsys Users Group!  To join, E-mail me today! 
 ===========================================================================
      !!!     "It's not a BUG,    | Preferred Address: jcooley@world.std.com
     /o o\  /  it's a FEATURE!"   |    Backup Address: jcooley@miracle.com
    (  >  )                       |              (508) 429-4357
     \ - /       |   Snail Mail: P.O. Box 6222, Holliston, MA 01746-6222
     _] [_       |     "This here ain't no one's opinion 'cept my own."

Technical Details

Message-ID: <C0D9D0.MpG@world.std.com>

Path:

arc1-ca.pugleaf.net!sparky!uunet!zaphod.mps.ohio-state.edu!pacific.mps.ohio-state.edu!linac!att!ucbvax!enterpoop.mit.edu!world!jcooley

Show Full Headers

Complete Article Headers

Path: arc1-ca.pugleaf.net!sparky!uunet!zaphod.mps.ohio-state.edu!pacific.mps.ohio-state.edu!linac!att!ucbvax!enterpoop.mit.edu!world!jcooley
From: jcooley@world.std.com (John Cooley)
Newsgroups: comp.lang.verilog
Subject: Re: Verilog <--> VHDL translators
Message-ID: <C0D9D0.MpG@world.std.com>
Date: 5 Jan 93 05:46:12 GMT
Organization: The E-mail Synopsys Users Group (ESNUG)
Lines: 33