HELP:Verilog to VHDL translator

Thread View: comp.lang.verilog

2 messages

[T] Back to Threads [V] Tree View [G] Group Articles

2 total messages Started by Masaharu Goto Thu, 19 Nov 1992 16:34

#144

Author: Masaharu Goto
Date: Thu, 19 Nov 1992 16:34

18 lines
1093 bytes

Subject: Verilog-HDL to VHDL translator

 Does anyone have information or experience about Verilog-HDL to VHDL 
translator?  

 My situation is

 I am designing an IC using Verilog-XL simulator.  On the other hand 
We will buy Mentor QuickSim2 for PC board simulation. It is very nice if
I could simulate the PC board with QuickSim2 including IC behavior model I 
write in Verilog.
 We will start the board simulation next April. I don't require
full timing simulation. Bulk delay simulation or even unit delay simulation
is still OK.  This time, purpose of the trial is pilot run of the Mentor
system rather than design verification itself. 

 Any kind of information/suggestions are appreciated.

Re: HELP:Verilog to VHDL translator

#148

Author: Interpretive Systems
Date: Mon, 23 Nov 1992 23:14

4 lines
716 bytes

A translator from Verilog to VHDL is available from interHDL Design Corp.
1270 Oakmead PkWy, #209, Sunnyvale, CA 94086
Tel (408) 749-8775, FAX (408) 749-8823

Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads