Thread View: comp.lang.verilog
1 messages
1 total messages
Started by Samir Palnitkar
Tue, 02 Jan 1996 00:00
Wanted talented design/verification engineers for the Indus family.
Author: Samir Palnitkar
Date: Tue, 02 Jan 1996 00:00
Date: Tue, 02 Jan 1996 00:00
34 lines
2231 bytes
2231 bytes
Indus Consulting Services, Inc. is a fast growing company in the San Fransisco Bay Area offering high quality consulting services for design and verification of microprocessors and ASICs. We need talented and dynamic individuals looking for challenging opportunities in high level design and verification. We want you to join us and share our success. We are currently looking for engineers with 1-4 years experience in ASIC/microprocessor design/verification/EDA tool support. The positions require: * Experience with design or verification of an ASIC or microprocessor * Knowledge of Simulation/Synthesis tools * Knowledge of Verilog or VHDL * Knowledge of Unix * Knowledge of Synopsys preferable * Excellent verbal and communication skills. Since the quality of our services is so important to us, we hire only the best. Each candidate is carefully screened and interviewed before being accepted to the Indus family. We offer an extremely competitive compensation and benefits package. We are also open to working with you on a contract basis. ********************************************************** Please submit your resume by fax, email or US mail to: Indus Consulting Services, Inc. 471 Acalanes Drive, Suite #1 Sunnyvale, CA - 94086 (415) 969-6194 (fax) indus@best.com (email) **********************************************************
Thread Navigation
This is a paginated view of messages in the thread with full content displayed inline.
Messages are displayed in chronological order, with the original post highlighted in green.
Use pagination controls to navigate through all messages in large threads.
Back to All Threads